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Abstract 
In this paper, design of Coordinate Rotation Digital Computer (CORDIC) based 2D Gaussian function and an 
efficient Very Large Scale Integration (VLSI) architecture suitable for Field Programmable Gate Array (FPGA) 
implementation is presented. The potential application of the proposed 2D Gaussian function includes image 
enhancement, smoothing, edge detection, filtering etc. The proposed algorithm uses expanded range of CORDIC 
algorithm since the conventional technique converges within the range of [-1.12, +1.12]. The architectures developed 
exploits high degrees of pipelining and parallel processing in order to achieve real time performance. The design has 
been realized using Register Transfer Language (RTL) compliant Verilog code and fits into a single chip with a gate 
count utilization of 75,151. The algorithm has been tested for Gaussian based image smoothening application and is 
implemented on XC2V1000-6bg575 Xilinx FPGA device. The architecture developed is capable of processing one 
pixel per clock cycle and provides results in real time. The experimental results shows that the proposed approach 
exhibits better performance when compared with the other researcher methods.   
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1. Introduction 
The CORDIC algorithm is a basic iterative algorithm which uses a fixed vector rotation method in order 
to evaluate the trigonometric functions. This algorithm simplifies hardware implementation process since 
the CORDIC uses only shift and add operations. The CORDIC algorithm has a past history of more than 
fifty years since then it has been used in diverse fields. The CORDIC algorithm was initially proposed by 
J. E Volder [1] for basic elementary mathematical functions such as multiplication, division, and 
trigonometric functions. CORDIC provides a unified approach [2] for most of the trigonometric functions 
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which have been used in various fields [3]. CORDIC has been widely used in applications such as signal 
processing, image processing [4], video processing, MIMO [5] and neural networks etc.  With the advent 
of increase in real time Digital Signal Processing (DSP) related applications software implementation of 
algorithms has led to reduced speed, increase in chip area and high power consumption. Hu et al. [3] has 
proposed review of architecture for DSP applications such as Discrete Fourier Transform (DFT), Fast 
Fourier Transform (FFT), Discrete Cosine Transform (DCT) and Discrete Hartley Transforms (DHT) etc. 
based on CORDIC algorithm.   
The CORDIC algorithm provides hardware efficient solution since the multipliers are replaced by 
adders and shifters which in turn reduce the gate count, computational complexity, hardware cost and 
thereby improves speed. The conventional polynomial approximation scheme is more complex and less 
likely to be used in real time applications for evaluating trigonometric functions. The alternate Look Up 
Table (LUT) technique requires huge memory and not worthwhile to be used in this era of nano 
technology. However, polynomial and LUT based techniques are better in terms of performance as 
compared with software implementation approaches. This paper describes the basic CORDIC algorithm 
and its application for the implementation of expanded range of hyperbolic function. Further, we use 
hyperbolic function in order to evaluate exponential function and design of 2D-Gaussian function. The 
2D-Gaussian function is used widely in the area of image and video processing applications. In addition, 
Gaussian function finds its application in low pass filtering, denoising, image deblurring, edge detection, 
image scaling and image smoothing.  
The fixed point implementation is emphasised in this paper since the digital VLSI implementations of 
DSP algorithms rely on fixed-point approximations. In addition, fixed point implementation reduces the 
cost of hardware with increase in throughput rate. The floating point representation has limited number of 
bits used for mantissa and exponent which causes numerical errors either due to rounding off of least-
significant-bit (LSB) of the mantissa or due to the saturation of the exponent [6, 7]. Further the floating 
point implementation consumes enormous amount of FPGA resources, hence not used in FPGA 
implementation. The expansion scheme of the hyperbolic CORDIC algorithm has been proposed by Hu et 
al. [8]. The expansion scheme assists to improve the limited range of convergence by increasing the 
number of iterations in the negative indices. The expansion scheme overcomes the limitation of 
conventional method whose range of convergence is [-1, +1]. The proposed approach extends the range 
of convergence based on the iterations.  
 
The CORDIC algorithm is based on two operating modes namely:  rotation mode and vectoring mode. 
These modes are used to convert polar to rectangular coordinate system. In rotation mode the input vector 
is rotated by specific predetermined angles. The input vector is rotated, so that the summation of the 
angles rotated is equal to the desired angle to be computed. The angle accumulator holds the initial angle 
which slowly converges to 0. Finally the vector coordinates sinh and cosh functions are obtained. In 
vectoring mode the rectangular coordinates is converted to polar coordinates. The angle accumulator is 
initialised to zero and the summation of the angles rotated is equal to the desired angle to be computed. 
Further, the y component converges to zero at every iteration.  
 
The most important part of our paper is the implementation of the expanded hyperbolic CORDIC 
architecture on FPGA. Further, we use the proposed approach in the design and implementation of 2D 
Gaussian function. Numerous researchers have proposed different CORDIC architectural designs namely 
bit serial, bit parallel, word serial or parallel, pipelined, unrolled [2, 10] etc. With the trade-off in area, 
speed, through put rates an optimum architecture that is a parallel and a pipelined architecture design has 
been proposed in this paper. The Parallel and a pipelined architecture technique adopted improves the 
speed and throughput rate [7, 9]. 
 This paper is organised as follows. Section 2 describes the existing works of CORDIC algorithm. The 
section 3 describes the basic and expanded range CORDIC algorithm. The design of 2D Gaussian 
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function is provided in section 4. In section 5 the architecture for hyperbolic function is presented. The 
experimental results and comparative study is provided in section 6.  Finally, section 7 concludes this 
paper.   
2. Literature Survey 
      Ray Andraka [10] has summarised the implementation of functions such as sine, cosine, tangent, 
circular, linear, hyperbolic functions, cartesian to polar transformations and inverse functions by using 
CORDIC algorithm. Further this paper also describes bit serial, iterative and online CORDIC architecture 
design for FPGA Implementation. Kaushik Bhattacharya et al. [12] have proposed radix 4 CORDIC 
algorithm to speed up the conventional algorithm. This scheme helps to reduce the number of iterations. 
The parallel and pipelined architecture design adopted in order to optimise the area and speed of the 
processor. Hu et al. [8] has proposed a unified CORDIC algorithm based on the parallel and pipelined 
CORDIC processor. This paper describes the implementation of CORDIC algorithm for various DSP 
algorithms such as Discrete Hartely Transforms (DHT), Discrete Fourier Transform (DFT), Fast Fourier 
Transform (FFT), Kalman Filtering, Chirp Z Transform (CZT), ODF, Eigen Value and Singular value 
decomposition, and QR factorisation etc. 
Lakshmi et al. [9] has discussed the comparison of various CORDIC techniques that are used to 
improve the computational speed and reduce the area. This paper emphasises the fact that the higher radix 
serves to improve the speed. A scale factor compensation technique is exploited in order to scale the final 
coordinates and reduce the overhead on CORDIC algorithm. Further this paper describes the technique to 
improve the convergence by using rounding error and angle approximation error. Llamocca et al. [7] 
paper discusses the fixed point implementation of hyperbolic CORDIC algorithm. This paper describes 
the expansion scheme of CORDIC algorithm. Further, the implementation of the algorithm on three 
architectural designs such as iterative, pipelined and bit serial has been described. Velmurugan [11] 
proposed a low power analog and mixed mode implementation of particle filter for target tracking. The 
particle filter algorithm used exploits addition, multiplication, Gaussian and arctan calculations based on 
CORDIC algorithm.  
3. The Basic Cordic Algorithm 
Volder [1] implemented the basic CORDIC algorithm for multiplication, division, conversion of binary to 
decimal and mixed radix number systems. Walther [2] generalised the techniques proposed by Volder in 
order to compute hyperbolic, exponential, logarithm and square root functions. Numerous researchers 
have been contributed for the CORDIC implementation with different applications. In this paper, FPGA 
implementation of expanded CORDIC hyperbolic and it application to design and implementation of 2D 
Gaussian function has been proposed. The CORDIC algorithm is an iterative technique, as it rotates the 
basic vector by small angles which are pre computed. The whole concepts revolve around using a simple 
shifter and adder for the implementation of the CORDIC algorithm in order to compute complex 
functions. 
A vector V(x0, y0) is initially chosen by trial and error operation, the vector is extended by an 
angle theta which has to be computed. The vector is rotated by some small angles called I, the summation 
of these small angles results in the angle theta that has to be pre computed.  A new vector V' (x', y') is thus 
obtained at every iteration. In addition, the new vector gets scaled by a constant value. The CORDIC 
iterative equations is expressed as 
' cos sin
' cos sin
 
 
x x y
y y x
I I
I I
                                                          (1)
Further the above equations are simplified by factoring out cosIterm   
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 ' cos ( tan )
' cos ( tan )
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y y x
I I
I I
 
 
                                                                                                                          (2)             
The angles are chosen in terms of 2-i in order to avoid tangent term. The rearranged equations are 
expressed as follows 
-i
i+1 i i i i
-i
i+1 i i i i
x =k (x -y d 2 )
y =k (y +x d 2 )
                                                   (3)
where i is the number of iterations, ki is a constant and di the direction of rotation. A new equation based 
on zi is introduced in order to keep track of rotation angle  
Zi+1=Zi-di i                                                                                                                                                 (4) 
where   i =tan
-12-i  is the pre computed angle and is stored in the look up table. 
The vectors are rotated in two modes namely, vector mode and rotation mode. In vector mode, the vector 
is rotated so that the y value approaches to zero and finally, we arrive at our desired angle. However, in 
the rotation mode the vector is rotated by small angles. The summation of all angles will arrive at our 
desired angle. The final coordinates are obtained if zi equals zero. The CORDIC hyperbolic equations is 
-i
i+1 i i i i
-i
i+1 i i i i
1
x =k (x - y d 2 )
y =k (y +x d 2 )
z   
i
i i i iz d
P
I
                                                                                                                                 (5)
         
Where  i =tanh
-1 2-i , μ = -1 for hyperbolic equations  i represent the iterations (i = 1, 2, 3...N). For 
hyperbolic equations the iterations (4, 13, 40......k, 3k+1) has to be repeated. After n iterations the 
generalised hyperbolic equation can expressed as below where 2
1
1 2
n
i
n
i
A 
 
 3          
( cosh sinh )
( cosh sinh )
0
 
 
 
n n
n n
n
x A x z y z
y A y z x z
z
         (6) 
                                                                                                                                                                           
The initial values of x and y are chosen by trial and error process in order to reduce error. Therefore, it is 
possible to evaluate sinh, cosh, tanh, tanh-1, exponential and Gaussian function. In this paper expanded 
range of convergence [7, 8] is adopted  i. e. the range used in the proposed method is (-12, +12). The 
basic algorithm is modified for extending the range for both positive and negative values of i as shown 
below. 
for  i d: 
 
 
1 i 2
i
i 2
i 1 i i i
i 2
i 1 i i i
1 i 2
i 1 i i
 tanh 1 2
x  x +d (1 2 )y
y  y  d (1 2 ) x
 z  z –  d tanh 1 2
 




 

I  
 
  
                                                                                                               (7) 
for  i !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where 
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We thus are able to calculate sinh, cosh, tanh, 1tanh , exp and thereby Gaussian  function. 
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4. The 2D Gaussian Function 
       The Gaussian 2D distribution function is used in image smoothing application since Gaussian 
function is a point spread function. The Gaussian function is used improve the fine details of an image. It 
filters out high frequency noise in the image. The Gaussian based image enhancement method is found to 
be one of the best image enhancement methods among various image enhancement techniques. The 2D 
Gaussian distribution function can be expressed as  
2 2
2
( )
2( , )
 
u u n
x y
n nF x y K e V                                                                                                                        (10) 
where x, y are spatial coordinates and Kn is expressed as  
2 2
2
( )
2
1 1
1
 
u
  
 
¦¦ n
n
x yp q
i j
K
e V
 , where n = 1, 2, 3; p and q represents the image size  
Here ı is the standard deviation of the Gaussian distribution. The Gaussian function uses a kernel to  
 
 
 
 
 
 
 
 
 
 
Fig. 1. Two Dimensional Gaussian Distribution Function        Fig. 2. Top Level Signal Diagram of Expanded CORDIC  
                                                                              Hyperbolic Function Module 
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represents a bell shaped curve. The closeness of the curve to the centre of the bell is determined by ı. The 
curve maximises the pixel values at the centre and minimises it at the tails. Thereby helps to improve the 
features required in the image. The image pixels are convolved with the Gaussian kernel. Each pixels new 
value is the weighted average of neighbouring pixels. Thus helps in preserving edges and improving the 
features in the image. The Gaussian function is also used in down sampling an image. The 2D Gaussian 
curve is shown in Fig. 1. 
5. Architecture of Expanded Range CORDIC Hyperbolic Function 
The signal diagram for expanded range CORDIC hyperbolic function is shown in Fig. 2. The signal 
diagram performs the actual CORDIC algorithm operations. The architecture is designed for a parallel 
and a pipelined structure in order to improve the speed of operation. The parallel and  pipeline 
structured can perform a CORDIC transformation in  every clock cycle, producing a new output at a 
new cycle. The scaled data input is given to the block, the data is scaled by a factor to obtain the result up to 
10 decimal places. The CORDIC unit is reset by a “reset_n” signal.  
       The 32 bit scaled data input X0, Y0 and Z0 is supplied to the block after the pre determined iterations. 
The output obtained is a 32 bit scaled value. The outputs Xout, Yout and Zout are obtained after 450 ns with a 
clock frequency of 344.94 MHz. A pipelined and a parallel architecture design are proposed as it offers a 
high throughput rate and a good latency [7, 13, and 14]. Further the proposed implementation accepts 
direct word as input, hardwired constant angles fixed shifters and registers. The design helps to overcome 
looping involved in iterative architectures. The pipelined architecture proposed for the implementation of 
32 bit word length expanded range CORDIC hyperbolic function is shown in Fig. 3. The proposed 
scheme implements the unified algorithm based on equations (7) to (8). In the proposed approach the 
hardware requirement for the architecture design is minimal. At each iteration X, Y and Z data values 
enters the registers, Look-Up Tables (LUT) values are hardwired across the architecture. A multiplexer is 
used to determine the addition or subtract operation. In addition, the output of one stage forms input to 
another stage. 
 
6. Experimental Results and Discussions 
       The expanded hyperbolic CORDIC algorithm and its application as 2D Gaussian function design is 
initially implemented in Matlab (R2008a) in order to verify the concept. The hardware realization of the 
algorithm is based on Register Transfer Logic (RTL) compliant Verilog code. The algorithm is  
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Fig. 3. Pipelined Architecture for Expanded Range CORDIC Hyperbolic Function 
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                                                     (a) Waveforms for Sinh and Cosh Function:   Start of Computation                                                                    
 
 
 
(b) FPGA Device Utilization Summary of Sinh and Cosh Function 
 
Fig. 4.  CORDIC Simulation Waveforms and Synthesis Results 
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(a) Top View Zoomed CORDIC Hyperbolic Function 
 
  
(b) Routed FPGA Design 
 
Fig. 5.  CORDIC Algorithm Zoomed Top View and Routed FPGA Design 
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verified by simulating it using ModelSim (Ver. SE 6.4) based on test bench. The input stimulus covering 
all possible test cases is provided from the test bench. The ModelSim output waveforms are observed and 
are verified with Matlab results. After an initial delay of 450 ns, the output is obtained at every clock 
cycle. For the given input angle, sinh and cosh values are directly obtained. The exponential value is 
determined by adding sinh and cosh functions. Further, we use the exponential function for the design and 
implementation of 2D Gaussian function. The Gaussian function implementation is based on equation 
(10). The Timing diagram obtained from ModelSim tool is shown in Fig. 4a. The proposed method uses 
Xilinx ISE 9.1i for logic synthesis, placement, routing and FPGA implementation. The design is realized 
using XC2V1000-6bg575 Xilinx FPGA device.  The device utilization and performance summary are 
shown in Fig. 4b. The zoomed top view modules of “CORDIC” and routed FPGA design are presented 
in Fig. 5. 
 
7.  Conclusion 
 
The CORDIC algorithm is a widely used tool for digital signal processing and image processing 
applications.  The hardware implementation of hyperbolic sine and cosine using CORDIC algorithm on 
FPGA is the main aim  as the FPGAs can give enhanced speed at low cost with a lot of flexibility. 
Moreover it replaces multipliers with shifters and adders. In this paper the hyperbolic sine cosine 
CORDIC based generator is simulated using ModelSim. Further, the implementation of hyperbolic sine 
and cosine CORDIC based generators is done on Xilinx ISE 9.1i.  
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